发明授权
- 专利标题: High performance MOSFET with a source removed from the semiconductor substrate and fabrication method thereof
- 专利标题(中): 从半导体衬底去除源的高性能MOSFET及其制造方法
-
申请号: US811415申请日: 1997-03-04
-
公开(公告)号: US5953613A公开(公告)日: 1999-09-14
- 发明人: Mark I. Gardner , Frederick N. Hause
- 申请人: Mark I. Gardner , Frederick N. Hause
- 申请人地址: CA Sunnyvale
- 专利权人: Advanced Micro Devices, Inc.
- 当前专利权人: Advanced Micro Devices, Inc.
- 当前专利权人地址: CA Sunnyvale
- 主分类号: H01L21/336
- IPC分类号: H01L21/336 ; H01L21/768 ; H01L21/8234 ; H01L23/485 ; H01L29/417 ; H01L29/78
摘要:
The ultimate shallow source drain junction depth for a transistor is achieved by removing or detaching a source from the semiconductor substrate and forming an electron source on the surface of the semiconductor substrate adjacent to the transistor gate. The removal or detachment of an electron source from the semiconductor substrate eliminates the heavily-doped source drain diffusion or implant into a source region of the substrate, thereby avoiding non-uniform doping profiles that degrade long-channel subthreshold characteristics of a device as well as the punchthrough behavior of short-channel devices. A metal plug is used as an electron source which is removed or detached from the from the semiconductor substrate. The metal plug is vastly superior to doped semiconductor materials as an electron source. A method of fabricating an integrated circuit includes forming a lightly-doped drain (LDD) MOSFET structure prior to source/drain doping. The MOSFET structure includes a gate formed on a substrate over a gate oxide layer, spacers formed on sides of the gate, LDD doping of the substrate in a source region and a drain region self-aligned with the gate, and drain doping in the drain region self-aligned with the gate and spacers. The method further includes forming an oxide layer over the substrate and LDD MOSFET structure, forming a polysilicon layer over the oxide layer, cutting a via through the polysilicon layer and source layer to the substrate surface adjacent to the gate and spacer and abutting the source region of the substrate, and forming a metal plug in the via, the metal plug electrically coupling to the LDD doping in the source region of the substrate and electrically coupling to the polysilicon layer, the metal plug serving as a source for the MOSFET.
公开/授权文献
信息查询
IPC分类: