The power dissipation in a circuit, e.g., a CMOS circuit, is reduced through hazard pulse suppression. More particularly, hazard-producing gates are those gates whose delays are smaller than the differential path delays for their inputs. The adjustment to the delay of these gates is made by increasing the gate delay as a function of the corresponding differential path delays to eliminate the production of hazard pulses. Thus, by suppressing the hazard pulses in a circuit the power dissipation of the circuit is substantially reduced.