发明授权
US6017795A Method of fabricating buried source to shrink cell dimension and increase coupling ratio in split-gate flash 失效
埋入源的方法,以收缩电池尺寸并增加分流栅闪电中的耦合比

Method of fabricating buried source to shrink cell dimension and
increase coupling ratio in split-gate flash
摘要:
A method is provided for forming a split-gate flash memory cell having reduced size, partially buried source line, increased source coupling ratio, improved programmability, and overall enhanced performance. A split-gate cell is also provided with reduced size and improved performance. The source line is formed in a trench in the substrate over the source region. The trench walls provide increased source coupling and the absence of gate bird's beak with the trench together shrink the cell size. Programmability is also enhanced through more favorable hot electron injection though intergate oxide between the floating gate and the control gate.
公开/授权文献
信息查询
0/0