An on-chip capacitor structure comprising a lower metal layer and an upper metal layer; an array of metal islands disposed between the lower and the upper metal layers; each island of the array of islands being electrically connected to either the lower layer or the upper layer such that no two adjacent islands are connected to the same layer.