发明授权
US6067256A Static semiconductor memory device operating at high speed under lower power supply voltage 失效
静态半导体存储器件在较低电源电压下高速工作

Static semiconductor memory device operating at high speed under lower
power supply voltage
摘要:
A bit line load element for reducing a bit line amplitude during data reading is formed of p- and n-channel MOS transistors connected in parallel. When a word line is driven to the selected state, the p-channel MOS transistor is held off. In the data write operation, both the n- and p-channel MOS transistors are turned off. Even under a low power supply voltage, a sufficiently large bit line amplitude can be produced without an influence by a size of the bit line load element. By deactivating the bit line load element in the data write operation, it is possible to prevent generation of a DC current during data writing.
公开/授权文献
信息查询
0/0