Invention Grant
US6087851A Method and apparatus for configuring a semiconductor device for compatibility with multiple logic interfaces 失效
用于配置半导体器件以与多个逻辑接口兼容的方法和装置

Method and apparatus for configuring a semiconductor device for
compatibility with multiple logic interfaces
Abstract:
A semiconductor device can be configured for compatibility with different system level interfaces, e.g., LVTTL or SSTL, after assembly, thereby eliminating the need for bonding options and reducing the cost of manufacturing the device. The device includes an interface dependent circuit that operates with a selected interface in response to one or more interface enable signals. Several alternative embodiments include interface control circuits and mode register circuits for generating the interface enable signals responsive to a row address and control signals such as RAS, CAS, WE, and CS. Some embodiments also include a switching network that allows an input buffer to use an internally generated reference voltage for one interface and an externally applied reference voltage for a second interface.
Public/Granted literature
Information query
Patent Agency Ranking
0/0