发明授权
US6094709A Cache coherence for lazy entry consistency in lockup-free caches 失效
缓存一致性,用于在无锁定缓存中延迟输入一致性

Cache coherence for lazy entry consistency in lockup-free caches
摘要:
A method of reducing false sharing in a shared memory system by enabling two caches to modify the same line at the same time. More specifically, with this invention a lock associated with a segment of shared memory is acquired, where the segment will then be used exclusively by processor of the shared memory system that has acquired the lock. For each line of the segment, an invalidation request is sent to a number of caches of the system. When a cache receives the invalidation request, it invalidates each line of the segment that is in the cache. When each line of the segment is invalidated, an invalidation acknowledgement is sent to the global directory. For each line of the segment that has been updated or modified, the update data is written back to main memory. Then, an acquire signal is sent to the requesting processor which then has exclusive use of the segment.
公开/授权文献
信息查询
0/0