This image processing apparatus comprises a plurality of coding/decoding devices performing encoding and decoding by different codes, internal memory which the each coding/decoding device shares, and a control section controlling operation of the each coding/decoding device, wherein the coding/decoding devices, internal memory and control section are integrated on one chip and encoded data are converted to the encoded data with a different form within one chip.