发明授权
US06298429B1 Memory address generator capable of row-major and column-major sweeps
有权
内存地址发生器能够进行主扫描和列主扫描
- 专利标题: Memory address generator capable of row-major and column-major sweeps
- 专利标题(中): 内存地址发生器能够进行主扫描和列主扫描
-
申请号: US09660032申请日: 2000-09-12
-
公开(公告)号: US06298429B1公开(公告)日: 2001-10-02
- 发明人: Anne P. Scott , Jeffery C Brauch , Jay Fleischman
- 申请人: Anne P. Scott , Jeffery C Brauch , Jay Fleischman
- 主分类号: G06F1206
- IPC分类号: G06F1206
摘要:
An improved method and structure for generating addresses of a memory array facilitates the testing of a memory cell by generating the address of any adjacent memory cell to the memory cell under test. The address generation provides for movement to any adjacent memory cell, in any direction, including north, south, east, west, northeast, northwest, southeast, and southwest. The address of any memory cell, even the address of a non-adjacent memory cell, may be selectively generated by defining a current memory address, choosing one or more modes by which increment-generated, decrement-generated, or combination increment/decrement addresses that define a next memory address are generated, and generating the row address and the column address of the next memory address in accordance with interdependent row carry-out and column carry-out operations.
信息查询