Invention Grant
- Patent Title: Digital isolation system with low power mode
- Patent Title (中): 低功耗模式的数字隔离系统
-
Application No.: US09034621Application Date: 1998-03-04
-
Publication No.: US06442271B1Publication Date: 2002-08-27
- Inventor: George Tyson Tuttle , Jerrell P. Hein , Timothy J. Dupuis , Jeffrey W. Scott , Navdeep S. Sooch , David R. Welland
- Applicant: George Tyson Tuttle , Jerrell P. Hein , Timothy J. Dupuis , Jeffrey W. Scott , Navdeep S. Sooch , David R. Welland
- Main IPC: H04M100
- IPC: H04M100

Abstract:
A method and apparatus are provided for maintaining communication across an isolation barrier even if the external circuitry to which it is connected enters a low-power mode. In normal operation the isolation barrier local clock is synchronized with a clock signal provided by the external circuitry. If the external circuitry enters a low-power mode, its clock signal often slows or stops. In that case, the local clock in the isolation barrier switches to a free-running mode, wherein a VCO voltage input is provided by a bias voltage generator instead of by a PLL circuit. The VCO thus continues to provide a local clock signal in order to allow communication of information across the isolation barrier even if the external circuitry is not active. This enables the isolation barrier to receive and process an external signal, such as a ring signal, in low-power mode. Means are provided for causing the external circuitry to “wake up” in the event that a ring or other signal is detected by the isolation system, at which time the system resumes normal operation.
Information query