- 专利标题: Shared cache structure for temporal and non-temporal instructions
-
申请号: US09803357申请日: 2001-03-09
-
公开(公告)号: US06584547B2公开(公告)日: 2003-06-24
- 发明人: Salvador Palanca , Niranjan L. Cooray , Angad Narang , Vladimir Pentkovski , Steve Tsai
- 申请人: Salvador Palanca , Niranjan L. Cooray , Angad Narang , Vladimir Pentkovski , Steve Tsai
- 主分类号: G06F1200
- IPC分类号: G06F1200
摘要:
A method and system for providing cache memory management. The system comprises a main memory, a processor coupled to the main memory, and at least one cache memory coupled to the processor for caching of data. The at least one cache memory has at least two cache ways, each comprising a plurality of sets. Each of the plurality of sets has a bit which indicates whether one of the at least two cache ways contains non-temporal data. The processor accesses data from one of the main memory or the at least one cache memory.
公开/授权文献
信息查询