发明授权
- 专利标题: Flash memory access control via clock and interrupt management
- 专利标题(中): 通过时钟和中断管理进行闪存访问控制
-
申请号: US09735621申请日: 2000-12-14
-
公开(公告)号: US06601131B2公开(公告)日: 2003-07-29
- 发明人: Toshihiro Sezaki , Katsunobu Hongo , Masato Koura
- 申请人: Toshihiro Sezaki , Katsunobu Hongo , Masato Koura
- 优先权: JP2000-171968 20000608
- 主分类号: G06F1316
- IPC分类号: G06F1316
摘要:
A microcomputer with a built-in flash memory includes a flash controller for controlling writing/erasing of the flash memory in accordance with a command from a CPU. The flash controller produces a CPU rewriting mode designating signal and a busy signal during writing/erasing of the flash memory. In response to the two signals, awaiting mode controller implements a waiting mode by outputting a control signal to open and close an AND gate using the control signal, thereby halting a supply of a clock signal to the CPU in the waiting mode. The microcomputer can reduce the load on software for writing/erasing of the flash memory, and the load on developing software.
公开/授权文献
- US20010054128A1 Microcomputer with built-in flash memory 公开/授权日:2001-12-20