发明授权
US06642760B1 Apparatus and method for a digital delay locked loop 有权
数字延迟锁定环的装置和方法

  • 专利标题: Apparatus and method for a digital delay locked loop
  • 专利标题(中): 数字延迟锁定环的装置和方法
  • 申请号: US10112963
    申请日: 2002-03-29
  • 公开(公告)号: US06642760B1
    公开(公告)日: 2003-11-04
  • 发明人: Elad AlonScott Best
  • 申请人: Elad AlonScott Best
  • 主分类号: H03L706
  • IPC分类号: H03L706
Apparatus and method for a digital delay locked loop
摘要:
A circuit and method is shown for digital control of delay lines in a delay locked loop (DLL) system. A pair of multiplexors (MUXes) is used to select output taps from a pair of complementary delay lines that delay a reference clock signal in order to lock onto a received clock signal. An output tap from one delay line is used to produce a rising edge in an output clock signal while a corresponding tap in the complementary delay line is used to produce a falling edge in the output signal in order to correct for distortion. The MUXes are controlled based on a phase difference detected between the received clock signal and a feedback clock corresponding to the output clock signal. Another aspect of the present invention provides for generation of a quadrature clock by interpolating between the rising and falling edges selected for the output clock signal. Still another aspect of the present invention provides for selectively disabling unused elements of the delay lines to reduce power consumption.
信息查询
0/0