发明授权
- 专利标题: Semiconductor memory device having self-aligned wiring conductor
- 专利标题(中): 具有自对准布线导体的半导体存储器件
-
申请号: US09825921申请日: 2001-04-05
-
公开(公告)号: US06661048B2公开(公告)日: 2003-12-09
- 发明人: Toshiaki Yamanaka , Shin′ichiro Kimura , Hideyuki Matsuoka , Tomonori Sekiguchi , Takeshi Sakata , Kiyoo Itoh
- 申请人: Toshiaki Yamanaka , Shin′ichiro Kimura , Hideyuki Matsuoka , Tomonori Sekiguchi , Takeshi Sakata , Kiyoo Itoh
- 主分类号: H01L27108
- IPC分类号: H01L27108
摘要:
According to the present invention, an overlay margin is secured for matching a wiring electrode 11 with a storage electrode 15 of a capacitor at their point of contact and the required area for a memory cell can be decreased by placing the plug electrode 11 of titanium nitride in the active region of a semiconductor substrate or over the gate electrode, reducing the size of the opening for passing the storage electrode 15 of the capacitor of a stacked structure, and decreasing the line width of a wiring electrode 13. By the common use of the above-mentioned plug electrodes in a CMISFET region in the peripheral circuit and in a memory cell of a static RAM, their circuit layouts can be made compact.
公开/授权文献
信息查询