发明授权
US06664774B2 Offset peak current mode control circuit for multiple-phase power converter
失效
用于多相电力变换器的失调峰值电流模式控制电路
- 专利标题: Offset peak current mode control circuit for multiple-phase power converter
- 专利标题(中): 用于多相电力变换器的失调峰值电流模式控制电路
-
申请号: US10112010申请日: 2002-03-27
-
公开(公告)号: US06664774B2公开(公告)日: 2003-12-16
- 发明人: Patrice R. Lethellier
- 申请人: Patrice R. Lethellier
- 主分类号: G05F156
- IPC分类号: G05F156
摘要:
An offset peak current mode control circuit is provided for use with a multiple-phase DC-to-DC voltage converter including a plurality of converter modules connected to a common load and having a common input voltage source, a current sensor coupled to a sensing resistor disposed in series between the common input voltage source and the load to derive a current sense signal corresponding to current passing through the sensing resistor, and a voltage error sensor coupled to the load to derive a voltage error signal corresponding to difference between an output voltage of the voltage converter and a reference voltage. When the DC-to-DC voltage converter is operated with a relatively low input voltage or a relatively high duty cycle resulting in an overlap of the current sense signal, the offset peak current mode control circuit utilizes information from the clean (i.e., non-overlapping) portion of the current sense signal, and then stretches the duty cycle applied to an associated voltage converter module so that it extends into the time of the overlapping portion of the current sense signal.
公开/授权文献
信息查询