An object of the invention is to decrease leakage current of a nonvolatile memory and to design improvement of memory characteristic thereof. The invention is characterized by comprising an FET of MFMIS structure having metal layer (M) and insulation layer (I) on boundary of a ferroelectrics and a semiconductor as a buffer layer, and further by letting an insulation barrier layer between a floating gate or a control gate and a ferroelectric layer.