发明授权
US06685498B1 Logic analyzer testing method and configuration and interface assembly for use therewith 有权
逻辑分析仪测试方法及其配置和接口组合

Logic analyzer testing method and configuration and interface assembly for use therewith
摘要:
The logic analyzer interface assembly connects to a unit under test (UUT). The interface assembly includes an interface board having interface contact points matching the pattern of the UUT contact points. The interface board is mounted to a transfer interface including a probe plate and multiple spring loaded probes extending through the probe plate. The probes contact the UUT contact points at one end and the interface contact points at the other end. When assembled, the UUT and interface assembly form a sandwiched testing assembly that can be inserted into a chassis to aid in approaching an “at speed” observation opportunity.
信息查询
0/0