Invention Grant
- Patent Title: Conductive pattern incorporated in a multilayered substrate, multilayered substrate incorporating a conductive pattern, and a method of fabricating a multilayered substrate
- Patent Title (中): 结合在多层基板中的导电图案,包含导电图案的多层基板以及制造多层基板的方法
-
Application No.: US09937962Application Date: 2001-09-28
-
Publication No.: US06738251B2Publication Date: 2004-05-18
- Inventor: Hiroshi Tsuyuki , Osamu Hirose
- Applicant: Hiroshi Tsuyuki , Osamu Hirose
- Priority: JP2000-0200003 20000128
- Main IPC: H01G406
- IPC: H01G406

Abstract:
The present invention provides a conductive pattern that has low electric resistivity, is superior in adhesion to a substrate and does not cause substrate cracking during plating, a multilayered substrate incorporating such a conductive pattern, and a fabricating method for a multilayered substrate. At first, a conductive composition including a metal powder containing not less than 95 mass % of Ag, a sintering restrainer containing Cr and/or Cr compound, a dielectric loss conditioner containing Mn and/or Mn compound, and a vehicle is prepared. Next, electrodes made of the conductive composition are formed on a plurality of green sheets. The plurality of green sheets formed with the electrodes are then laminated to form a laminated product, whereafter the laminated product is sintered.
Public/Granted literature
Information query