发明授权
US06808981B2 Method for fabricating 6F2 trench DRAM cell with double-gated vertical MOSFET and self-aligned STI 失效
用于制造具有双门控垂直MOSFET和自对准STI的6F2沟槽DRAM单元的方法

Method for fabricating 6F2 trench DRAM cell with double-gated vertical MOSFET and self-aligned STI
摘要:
A memory cell containing double-gated vertical metal oxide semiconductor field effect transistors (MOSFETs) and isolation regions such as shallow trench isolation, STI, regions that are self-aligned to the wordlines and bitlines of the cell are provided. The inventive memory cell substantially eliminates the backgating problem and floating well effects that are typically present in prior art memory cells. A method of fabricating the inventive memory cell is also provided.
信息查询
0/0