Invention Grant
US06810240B2 Analog multiplier 失效
模拟乘法器

Analog multiplier
Abstract:
The analog multiplier has a MOS input stage. This makes it possible to increase the linearity range of the multiplier. In a development, a cascode circuit having an additional pair of bipolar transistors is provided, which makes it possible to achieve a higher linearity without increasing the supply voltage. The analog multiplier is particularly suitable as a down-converter in a reception path of a mobile radio system.
Public/Granted literature
Information query
Patent Agency Ranking
0/0