发明授权
US06892286B2 Shared memory multiprocessor memory model verification system and method
有权
共享内存多处理器内存模型验证系统及方法
- 专利标题: Shared memory multiprocessor memory model verification system and method
- 专利标题(中): 共享内存多处理器内存模型验证系统及方法
-
申请号: US10261157申请日: 2002-09-30
-
公开(公告)号: US06892286B2公开(公告)日: 2005-05-10
- 发明人: Sudheendra Hangal , Durgam Vahia , Juin-Yeu Lu , Chaiyasit Manovit
- 申请人: Sudheendra Hangal , Durgam Vahia , Juin-Yeu Lu , Chaiyasit Manovit
- 申请人地址: US CA Palo Alto
- 专利权人: Sun Microsystems, Inc.
- 当前专利权人: Sun Microsystems, Inc.
- 当前专利权人地址: US CA Palo Alto
- 代理机构: Hamilton & Terrile, LLP
- 代理商 Robert W. Holland
- 主分类号: G06F12/08
- IPC分类号: G06F12/08 ; G06F12/00
摘要:
A system and method for verifying a memory consistency model for a shared memory multiprocessor computer systems generates random instructions to run on the processors, saves the results of the running of the instructions, and analyzes the results to detect a memory subsystem error if the results fall outside of the space of possible outcomes consistent with the memory consistency model. A precedence relationship of the results is determined by uniquely identifying results of a store location with each result distinct to allow association of a read result value to the instruction that created the read result value. A precedence graph with static, direct and derived edges identifies errors when a cycle is detected that indicates results that are inconsistent with memory consistency model rules.
公开/授权文献
信息查询