- 专利标题: Apparatus and method for cipher processing system using multiple port memory and parallel read/write operations
-
申请号: US09978742申请日: 2001-10-16
-
公开(公告)号: US06990199B2公开(公告)日: 2006-01-24
- 发明人: James Darren Parker , Satish Anand
- 申请人: James Darren Parker , Satish Anand
- 申请人地址: US AZ Tempe
- 专利权人: Corrent Corporation
- 当前专利权人: Corrent Corporation
- 当前专利权人地址: US AZ Tempe
- 代理机构: Ingrassia Fisher & Lorenz PC
- 主分类号: H04K1/04
- IPC分类号: H04K1/04 ; H04K1/06 ; H04K1/00 ; H04L9/00
摘要:
An encryption processing system implements an encryption algorithm using a memory system comprising a multiple-port memory by performing at least one set of parallel read and write operations to the memory. The algorithm is, for example, the conventional ARCFOUR (or RC4) algorithm, and the key and state array used in the ARCFOUR algorithm are stored in the multiple port memory. During execution of the ARCFOUR algorithm, a read from one port of the multiple port memory of a state array value is done while another port is used to write a new value to the state array. The use of such parallel read and write operations uses a comparator system that determines whether to use certain previously-read values from the state array or to read a new value from the state array when selecting the pseudorandom K byte to calculate the output data byte.
公开/授权文献
信息查询