发明授权
US07035154B2 Semiconductor memory device and its test method as well as test circuit
失效
半导体存储器件及其测试方法以及测试电路
- 专利标题: Semiconductor memory device and its test method as well as test circuit
- 专利标题(中): 半导体存储器件及其测试方法以及测试电路
-
申请号: US10362891申请日: 2001-08-30
-
公开(公告)号: US07035154B2公开(公告)日: 2006-04-25
- 发明人: Hiroyuki Takahashi , Yoshiyuki Katou , Hideo Inaba , Shouzou Uchida , Masatoshi Sonoda
- 申请人: Hiroyuki Takahashi , Yoshiyuki Katou , Hideo Inaba , Shouzou Uchida , Masatoshi Sonoda
- 申请人地址: JP Kanagawa
- 专利权人: NEC Electronics Corporation
- 当前专利权人: NEC Electronics Corporation
- 当前专利权人地址: JP Kanagawa
- 代理机构: Muirhead and Saturnelli, LLC
- 国际申请: PCT/JP01/07486 WO 20010830
- 国际公布: WO02/19339 WO 20020307
- 主分类号: G11C29/00
- IPC分类号: G11C29/00 ; G11C7/00
摘要:
The present invention provides a semiconductor memory device capable of checking operation in the worst case in address combinations, and its manufacturing method. Specific data for test are written into a memory cell array 30. Then, a test signal TE1 is set “1” to set a device in a test mode. Refresh addresses for test are then stored in a data store circuit 51. A first address for test is applied to an address terminal 21, whereby a normal read or write operation is accomplished based on the first address for test. A second address for test is applied to the address terminal 21, whereby a refresh operation is accomplished based on the address for test, and subsequently another normal read or write operation is accomplished based on the second address for test. Data of the memory cell array 30 are checked to decide the presence or absence of any abnormality.