A self-test controller for memory devices is provided with an integrated circuit. The self-test controller produces physical memory address values for driving desired memory tests. A mapping circuit serves to map these physical memory address signals to logical memory address signals as required by the particular memory devices. In this way a generic self-test controller may be provided that is able to drive tests within multiple different memory devices by providing a relatively simple mapping circuit.