Invention Grant
US07075465B2 Comparator offset calibration for A/D converters 失效
A / D转换器的比较器偏移校准

Comparator offset calibration for A/D converters
Abstract:
An A/D converter includes at least one comparator array (COMP1–COMP7) for flash A/D conversion of an analog signal. Means (CCU, SW1–SW7) provide, for each comparator in the array, a common reference signal to both comparator input terminals. Means (CCU, DAC1–DAC7) force each compara-tor in the array into the same logical output state. Finally, means (CCU, DAC1–DAC7) adjust the comparator trip-point for each comparator by a ramp signal until the logical output state is inverted.
Public/Granted literature
Information query
Patent Agency Ranking
0/0