Invention Grant
US07113022B2 Capacitance multiplier 有权
电容倍增器

Capacitance multiplier
Abstract:
A capacitance multiplier includes a self-biasing active load for generating a stable bias voltage without a separate current bias. In addition, the capacitance multiplier includes a cascode load within a multiplying section for increasing the output resistance and in turn the charging/discharging efficiency. Furthermore, the capacitance multiplier is implemented with a plurality of multiplying paths to reduce effects of noise for more stable generation of the multiplied capacitance.
Public/Granted literature
Information query
Patent Agency Ranking
0/0