Invention Grant
- Patent Title: Continuously adjusted-bandwidth discrete-time phase-locked loop
- Patent Title (中): 连续调整带宽离散时间锁相环
-
Application No.: US11175924Application Date: 2005-07-06
-
Publication No.: US07145894B2Publication Date: 2006-12-05
- Inventor: David K. Mesecher , Rui Yang , Ramón Cerda
- Applicant: David K. Mesecher , Rui Yang , Ramón Cerda
- Applicant Address: US DE Wilmington
- Assignee: InterDigital Technology Corporation
- Current Assignee: InterDigital Technology Corporation
- Current Assignee Address: US DE Wilmington
- Agency: Volpe and Koenig, P.C.
- Main IPC: H04B7/216
- IPC: H04B7/216

Abstract:
A user equipment which receives a CDMA communication signal that is wirelessly transmitted includes a system for correcting phase errors in an information signal which has been transmitted. The correction system comprises circuitry for generating a correction signal and for combining the correction signal with the information signal to produce a corrected information signal. An analyzer analyzes the phase of the corrected information signal and generates an error signal based on the deviation of the analyzed phase from a reference phase. A bandwidth controller recursively adjusts the phase of the corrected information signal such that the phase of said corrected information signal is substantially equal to said reference phase. The bandwidth controller selects a bandwidth within an adjustable range based on the error signal, estimates an offset based on the error signal, and modifies the correction signal using the offset.
Public/Granted literature
- US20050243790A1 Continuously adjusted-bandwidth discrete-time phase-locked loop Public/Granted day:2005-11-03
Information query