Invention Grant
US07151001B2 Fabrication method of self-aligned ferroelectric gate transistor using buffer layer of high etching selectivity 有权
使用高蚀刻选择性的缓冲层的自对准铁电栅极晶体管的制造方法

Fabrication method of self-aligned ferroelectric gate transistor using buffer layer of high etching selectivity
Abstract:
A fabrication method of a self-aligned ferroelectric gate transistor using a buffer layer of high etching selectivity is disclosed. A stacked structure is formed with a buffer layer with high etching selectivity inserted between a silicon substrate and a ferroelectric layer, and etching is performed on a portion where a source and a drain will be formed and then stopped at the buffer layer, thereby fabricating a self-aligned ferroelectric gate transistor without damage to the silicon thin film, and thus, an integration degree of a chip can be improved.
Information query
Patent Agency Ranking
0/0