发明授权
US07180779B2 Memory architecture with enhanced over-erase tolerant control gate scheme 有权
具有增强的过擦除宽容控制门控方案的存储架构

Memory architecture with enhanced over-erase tolerant control gate scheme
摘要:
The present invention is related to semiconductor memories, and in particular, to a nonvolatile or flash memory and method that reduces the effect of or is tolerant of over-erased memory cells. When a memory cell is read, a read voltage is applied to at least one target memory cell, and a negative bias voltage that is lower than a threshold voltage of an over-erased memory cell is also applied to at least one other selected memory cell that is in the same row as the target memory cell. Applying a negative bias voltage to adjacent or proximate memory cells shuts off nearby cells to isolate current that may come from over-erased memory cells during a read, program, or erase operation.
信息查询
0/0