Invention Grant
US07213042B2 Digital IF processing block having finite impulse response (FIR) decimation stages 有权
具有有限脉冲响应(FIR)抽取级的数字IF处理块

Digital IF processing block having finite impulse response (FIR) decimation stages
Abstract:
A digital Intermediate Frequency (IF) processing block including a decimation filter having Finite Impulse Response (FIR) decimation stages provides improved performance over a Hogenauer decimating filter. The filter comprises multiple integrator stages followed by multiple FIR decimating stages. The zeros of the filter are tunable by adjusting the integer coefficients of the FIR stages providing tunability of the cut-off response, as opposed to the fixed sinc response of the Hogenauer filter. As a result, the number of required stages for a particular steepness is reduced, dramatically reducing the amount of digital circuitry required to implement a particular filter design. The improved filter is especially suitable for use in digital IF stages in receivers, and for code-based applications where selectable decimation rate is desired and a fast multiply is not available.
Information query
Patent Agency Ranking
0/0