Invention Grant
US07266016B2 Electrically rewritable nonvolatile semiconductor memory device 失效
电可重写非易失性半导体存储器件

Electrically rewritable nonvolatile semiconductor memory device
Abstract:
A clamp circuit is connected to one-side ends of first and second bit lines which are adjacent in a memory cell array and a data cache is connected to the other ends thereof. The first and second bit lines are selectively divided into plural portions by use of first and second switching elements. The data cache, clamp circuit and first and second switching elements are controlled by use of a control circuit and the bit line to which a memory cell of an address to be written is connected is precharged by use of the clamp circuit or data cache and the other bit line is shielded by the clamp circuit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0