Invention Grant
US07272175B2 Digital phase locked loop 有权
数字锁相环

Digital phase locked loop
Abstract:
Digital communication signals that encode information in the phase may be susceptible to phase error from many sources. The invention corrects for carrier and sampling phase errors, as well as additive phase noise. A digital phase locked loop simultaneously tracks the carrier phase error and the sampling phase error, and corrects the signal in the frequency domain. The invention may use the sampling phase error to advance or delay the sampling window used to convert the signal from the time domain to the frequency domain.
Public/Granted literature
Information query
Patent Agency Ranking
0/0