Invention Grant
US07279780B2 Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
有权
四边形无引线(QFN)网格阵列封装,制作方法和内存模块以及包括其的计算机系统
- Patent Title: Quad flat no-lead (QFN) grid array package, method of making and memory module and computer system including same
- Patent Title (中): 四边形无引线(QFN)网格阵列封装,制作方法和内存模块以及包括其的计算机系统
-
Application No.: US11215620Application Date: 2005-08-30
-
Publication No.: US07279780B2Publication Date: 2007-10-09
- Inventor: Setho Sing Fee , Lim Thiam Chye
- Applicant: Setho Sing Fee , Lim Thiam Chye
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: TraskBritt, PC
- Priority: SG200104675-4 20010806
- Main IPC: H01L23/495
- IPC: H01L23/495 ; H01L21/00 ; H01R9/00

Abstract:
A quad flat no-lead (QFN) grid array semiconductor package and method for making the same are provided. The package includes a semiconductor die and a lead frame having a plurality of conductive elements patterned in a grid-type array. A plurality of bond pads on the semiconductor die is coupled to the plurality of conductive elements, such as by wire bonding. The semiconductor die and at least a portion of the lead frame are encapsulated in an insulative material, leaving the conductive elements exposed along a bottom major surface of the package for subsequent electrical connection with higher-level packaging. Individual conductive lead elements, as well as the grid array pattern, are formed by wire bonding multiple bond pads to a single lead at different locations and subsequently severing the leads between the bonding locations to form multiple conductive elements from each individual lead.
Public/Granted literature
Information query
IPC分类: