Invention Grant
US07384833B2 Stress liner for integrated circuits 有权
集成电路应力衬垫

Stress liner for integrated circuits
Abstract:
In one embodiment, a self-aligned contact (SAC) trench structure is formed through a dielectric layer to expose an active region of a MOS transistor. The SAC trench structure not only exposes the active region for electrical connection but also removes portions of a stress liner over the active region. This leaves the stress liner mostly on the sidewall and top of the gate of the MOS transistor. Removing portions of the stress liner over the active region substantially removes the lateral component of the strain imparted by the stress liner on the substrate, allowing for improved drive current without substantially degrading a complementary MOS transistor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0