Invention Grant
- Patent Title: Graded/stepped silicide process to improve MOS transistor
- Patent Title (中): 分级/步进硅化处理以改善MOS晶体管
-
Application No.: US10424800Application Date: 2003-04-28
-
Publication No.: US07465660B2Publication Date: 2008-12-16
- Inventor: Fuchao Wang , Ming Fang
- Applicant: Fuchao Wang , Ming Fang
- Applicant Address: US TX Carrollton
- Assignee: STMicroelectronics, Inc.
- Current Assignee: STMicroelectronics, Inc.
- Current Assignee Address: US TX Carrollton
- Agent Lisa K. Jorgenson; William A. Munck
- Main IPC: H01L21/44
- IPC: H01L21/44

Abstract:
A silicide having variable internal metal concentration tuned to surface conditions at the interface between the silicide and adjoining layers is employed within an integrated circuit. Higher silicon/metal (silicon-rich) ratios are employed near the interfaces to adjoining layers to reduce lattice mismatch with underlying polysilicon or overlying oxide, thereby reducing stress and the likelihood of delamination. A lower silicon/metal ratio is employed within an internal region of the silicide, reducing resistivity. The variable silicon/metal ratio is achieved by controlling reactant gas concentrations or flow rates during deposition of the silicide. Thinner silicides with less likelihood of delamination or metal oxidation may thus be formed.
Public/Granted literature
- US20030211733A1 Graded/stepped silicide process to improve mos transistor Public/Granted day:2003-11-13
Information query
IPC分类: