发明授权
US07576416B2 Chip package having with asymmetric molding and turbulent plate downset design
有权
具有不对称模制和湍流板下压设计的芯片封装
- 专利标题: Chip package having with asymmetric molding and turbulent plate downset design
- 专利标题(中): 具有不对称模制和湍流板下压设计的芯片封装
-
申请号: US11352001申请日: 2006-02-10
-
公开(公告)号: US07576416B2公开(公告)日: 2009-08-18
- 发明人: Wu-Chang Tu , Geng-Shin Shen
- 申请人: Wu-Chang Tu , Geng-Shin Shen
- 申请人地址: TW Hsinchu BM Hamilton
- 专利权人: ChipMOS Technologies Inc.,ChipMOS Technologies (Bermuda) Ltd.
- 当前专利权人: ChipMOS Technologies Inc.,ChipMOS Technologies (Bermuda) Ltd.
- 当前专利权人地址: TW Hsinchu BM Hamilton
- 代理机构: J.C. Patents
- 优先权: TW94126167A 20050802
- 主分类号: H01L23/495
- IPC分类号: H01L23/495
摘要:
A chip package having asymmetric molding includes a lead frame, a chip, an adhesive layer, bonding wires and a molding compound. The lead frame includes a turbulent plate and a frame body having inner lead portions and outer lead portions. The turbulent plate is bended downwards to form a concave portion. The first end of the turbulent plate is connected to the frame body, and the second end is lower than the inner lead portions. The chip is fixed under the inner lead portions through the adhesive layer. The bonding wires are connected between the chip and the inner lead portions. The molding compound encapsulates the chip, the bonding wires, and the turbulent plate. The ratio between the thickness of the molding compound over and under the concave portion is larger than 1. The thickness of the molding compound under and over the outer lead portions is not equal.
公开/授权文献
- US20070085176A1 Chip package having asymmetric molding 公开/授权日:2007-04-19
信息查询
IPC分类: