发明授权
US07579674B2 Semiconductor package configuration with improved lead portion arrangement
有权
具有改进引线部分布置的半导体封装结构
- 专利标题: Semiconductor package configuration with improved lead portion arrangement
- 专利标题(中): 具有改进引线部分布置的半导体封装结构
-
申请号: US12027730申请日: 2008-02-07
-
公开(公告)号: US07579674B2公开(公告)日: 2009-08-25
- 发明人: Kenji Amano , Atsushi Fujisawa , Hajime Hasebe
- 申请人: Kenji Amano , Atsushi Fujisawa , Hajime Hasebe
- 申请人地址: JP Tokyo JP Hokkaido
- 专利权人: Renesas Technology Corp.,Renesas Northern Japan Semiconductor, Inc.
- 当前专利权人: Renesas Technology Corp.,Renesas Northern Japan Semiconductor, Inc.
- 当前专利权人地址: JP Tokyo JP Hokkaido
- 代理机构: Antonelli, Terry, Stout & Kraus, LLP.
- 优先权: JP2003-286609 20030805
- 主分类号: H01L23/495
- IPC分类号: H01L23/495
摘要:
A semiconductor device with improved reliability is provided. The semiconductor device in a QFN package configuration has a semiconductor chip mounted on a tab, leads which are alternately arranged around the tab and electrically connected to the electrodes of the semiconductor chip via bonding wires, and an encapsulating resin portion for encapsulating therein the semiconductor chip and the bonding wires. The lower exposed surfaces of the leads are exposed at the outer peripheral portion of the back surface of the encapsulating resin portion to form external terminals. The lower exposed surfaces of the leads are exposed at the portion of the back surface of the encapsulating resin portion which is located inwardly of the lower exposed surface of the leads to also form external terminals. The cut surfaces of the leads are exposed at the cut surfaces of the encapsulating resin portion, while the upper exposed surfaces of the leads are exposed from the portion of the encapsulating resin portion which is proximate to the cut surfaces thereof. Each of the upper exposed surfaces of the leads has a width smaller than the width of each of the lower exposed surfaces thereof.
公开/授权文献
信息查询
IPC分类: