Invention Grant
US07645668B2 Charge trapping type semiconductor memory device and method of manufacturing the same 失效
电荷俘获型半导体存储器件及其制造方法

Charge trapping type semiconductor memory device and method of manufacturing the same
Abstract:
A memory device includes a charge trapping layer on a substrate, an insulating layer on the substrate adjacent to the charge trapping layer and exposing an upper surface of the charge trapping layer, a dielectric layer on the exposed charge trapping layer and on the insulating layer, and an electrode on the dielectric layer, the electrode corresponding to the charge trapping layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0