发明授权
- 专利标题: Method of manufacturing a multilayer wiring board
- 专利标题(中): 多层布线板的制造方法
-
申请号: US11410984申请日: 2006-04-26
-
公开(公告)号: US07690109B2公开(公告)日: 2010-04-06
- 发明人: Toshiaki Mori , Kazunori Nakamura , Satoru Kuramochi , Miyuki Akazawa , Koichi Nakayama
- 申请人: Toshiaki Mori , Kazunori Nakamura , Satoru Kuramochi , Miyuki Akazawa , Koichi Nakayama
- 申请人地址: JP Tokyo
- 专利权人: Dai Nippon Printing Co., Ltd.
- 当前专利权人: Dai Nippon Printing Co., Ltd.
- 当前专利权人地址: JP Tokyo
- 代理机构: Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
- 优先权: JP2002-358844 20021211; JP2003-165066 20030610
- 主分类号: H01K3/10
- IPC分类号: H01K3/10
摘要:
In a multilayer wiring board comprising a core board, and a wiring layer and an electrically insulating layer that are stacked on one surface of said core board, a thermal expansion coefficient of said core board in XY directions falls within a range of 2 to 20 ppm, a core member for said core board is a core member selected from silicon, ceramics, glass, a glass-epoxy composite, and metal, said core board is provided with a plurality of through holes that are made conductive between the front and the back by a conductive material, and a capacitor is provided on one surface of said core board, wherein said capacitor comprises an upper electrode being the conductive material in said through hole, and a lower electrode disposed so as to confront said upper electrode via a dielectric layer.
公开/授权文献
- US20060185141A1 Multilayer wiring board and manufacture method thereof 公开/授权日:2006-08-24
信息查询