A circuit and method for timing recovery. The circuit for timing recovery comprises an converter, a timing recovery controller, and a initial phase generator. The converter converts an input signal to sample data with a sampling signal. The timing recovery controller is coupled to the converter, and determines the sampling signal. And the initial phase generator is coupled to the AD converter, detects a change with the sample data only, produces an initial phase based on the change, and controls the sampling signal.