A pit data generation circuit generates a first clock signal synchronized with pit data and a pit synchronization signal from a sum read signal obtained by reading the length of a pit. A division circuit generates a second clock signal by frequency-dividing the first clock signal. The division circuit is reset by the pit synchronization signal, and is capable of adjusting the phase of the second clock signal.