利索-全球专利检索

  1. 登录
  2. 注册
发明授权
US07765343B2 Method and system for robust elastic FIFO (EFIFO) in a port bypass controller 失效
端口旁路控制器中鲁棒弹性FIFO（EFIFO）的方法和系统

Method and system for robust elastic FIFO (EFIFO) in a port bypass controller
摘要：
Certain embodiments of the invention may be found in a method and system for handling data in port bypass controllers for storage systems and may comprise receiving a data stream from a receive port bypass controller's port and buffering at least a portion of the received data stream in at least one EFIFO buffer integrated within the port bypass controller. A data rate or frequency of the received data stream may be changed by inserting at least one extended fill word in the buffered portion of the received data stream or by deleting at least one fill word from the received data stream buffered in the EFIFO buffer. The extended fill word may comprise a loop initialization primitive (LIP), a loop port bypass (LPB), a loop port enable (LPE), a not operation state (NOS), an offline state (OLS), a link reset response (LRR) and/or a link reset (LR).
摘要（中）：

可以在用于处理用于存储系统的端口旁路控制器中的数据的方法和系统中找到本发明的某些实施例，并且可以包括从接收端口旁路控制器的端口接收数据流，并将接收到的数据流的至少一部分缓冲在 集成在端口旁路控制器内的至少一个EFIFO缓冲区。 可以通过在接收到的数据流的缓冲部分中插入至少一个扩展填充字，或者从缓冲在EFIFO缓冲器中的接收数据流中删除至少一个填充字来改变接收数据流的数据速率或频率。 扩展填充字可以包括循环初始化原语（LIP），循环端口旁路（LPB），循环端口使能（LPE），非操作状态（NOS），离线状态（OLS），链路复位响应 LRR）和/或链路复位（LR）。

公开/授权文献
信息查询
Espacenet
0/0