Invention Grant
- Patent Title: Multilayer printed wiring board, method of manufacturing multilayer printed wiring board and electronic apparatus
- Patent Title (中): 多层印刷线路板,多层印刷电路板和电子设备的制造方法
-
Application No.: US11524688Application Date: 2006-09-21
-
Publication No.: US07768793B2Publication Date: 2010-08-03
- Inventor: Minoru Takizawa
- Applicant: Minoru Takizawa
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Knobbe, Martens, Olson & Bear LLP
- Priority: JP2005-288384 20050930
- Main IPC: H05K7/00
- IPC: H05K7/00

Abstract:
According to one embodiment of, a multilayer printed wiring board comprises an electronic part, a mount layer where the electronic part is mounted, a mount layer conductor pattern formed in the mount layer, an opposite layer containing the electronic part between itself and the mount layer, an opposite layer conductor pattern formed on the opposite layer and an electrically conductive connector contained between the mount layer and the opposite layer and electrically connecting the mount layer conductor pattern and the opposite layer conductor pattern to each other.
Public/Granted literature
Information query