Invention Grant
US07769932B2 Bitwise arbitration on a serial bus using arbitrarily selected nodes for bit synchronization 有权
使用任意选择的节点进行位同步的串行总线上的逐位仲裁

Bitwise arbitration on a serial bus using arbitrarily selected nodes for bit synchronization
Abstract:
A plurality of nodes are coupled via a serial data bus A transition from a first state to a second state is repeatedly transmitted onto the bus from a node arbitrarily selected from the plurality of nodes and is defined as the bit master. One or more of the nodes transmits onto the bus dominant and recessive states at a first predetermined time after each transition. The transmitted states represent respective dominant and recessive bits of an attempted message. The plurality of nodes detect dominant and recessive states of the bus at a second predetermined time after each transition. Any of the one or more nodes that transmits a recessive bit at the first predetermined time and detects a dominant bit at the second predetermined time ceases transmission of bits onto the bus.
Information query
Patent Agency Ranking
0/0