Invention Grant
US07825502B2 Semiconductor die packages having overlapping dice, system using the same, and methods of making the same
有权
具有重叠骰子的半导体管芯封装,使用其的系统及其制造方法
- Patent Title: Semiconductor die packages having overlapping dice, system using the same, and methods of making the same
- Patent Title (中): 具有重叠骰子的半导体管芯封装,使用其的系统及其制造方法
-
Application No.: US11971524Application Date: 2008-01-09
-
Publication No.: US07825502B2Publication Date: 2010-11-02
- Inventor: Scott Irving , Yong Liu , Qiuxiao Qian
- Applicant: Scott Irving , Yong Liu , Qiuxiao Qian
- Applicant Address: US ME South Portland
- Assignee: Fairchild Semiconductor Corporation
- Current Assignee: Fairchild Semiconductor Corporation
- Current Assignee Address: US ME South Portland
- Agency: Townsend and Townsend and Crew LLP
- Main IPC: H01L23/495
- IPC: H01L23/495 ; H01L23/02 ; H01L23/48 ; H01L23/52 ; H01L29/40

Abstract:
Disclosed are semiconductor die packages having overlapping dice, systems that use such packages, and methods of making such packages. An exemplary die package comprises a leadframe, a first semiconductor die, and a second semiconductor die that has a recessed portion in one of its surfaces. The first die is disposed over a first portion of the leadframe, and the second die is disposed over a second portion of the leadframe with its recess portion overlying at least a portion of the first die. Another exemplary die package comprises a leadframe with a recessed area, a first semiconductor die disposed in the recessed area, and a second semiconductor die overlying at least a portion of the first die. Preferably, electrically conductive regions of both dice are electrically coupled to a conductive region of the leadframe to provide an interconnection between dice that has very low parasitic capacitance and inductance.
Public/Granted literature
Information query
IPC分类: