Invention Grant
- Patent Title: System and method of using an N-way cache
- Patent Title (中): 使用N路缓存的系统和方法
-
Application No.: US11852348Application Date: 2007-09-10
-
Publication No.: US07827356B2Publication Date: 2010-11-02
- Inventor: Suresh Venkumahanti , Phillip Matthew Jones
- Applicant: Suresh Venkumahanti , Phillip Matthew Jones
- Applicant Address: US CA San Diego
- Assignee: QUALCOMM Incorporated
- Current Assignee: QUALCOMM Incorporated
- Current Assignee Address: US CA San Diego
- Agent Peter M. Kamarchik; Nicholas J. Pauley; Sam Talpalatsky
- Main IPC: G06F12/00
- IPC: G06F12/00

Abstract:
A system and method of using an n-way cache are disclosed. In an embodiment, a method includes determining a first way of a first instruction stored in a cache and storing the first way in a list of ways. The method also includes determining a second way of a second instruction stored in the cache and storing the second way in the list of ways. In an embodiment, the first way may be used to access a first cache line containing the first instruction and the second way may be used to access a second cache line containing the second instruction.
Public/Granted literature
- US20090070531A1 System and Method of Using An N-Way Cache Public/Granted day:2009-03-12
Information query