Invention Grant
- Patent Title: Cache locking device and methods thereof
- Patent Title (中): 缓存锁定装置及其方法
-
Application No.: US11832797Application Date: 2007-08-02
-
Publication No.: US07827360B2Publication Date: 2010-11-02
- Inventor: Syed R. Rahman , David F. Greenberg , Kathryn C. Stacer , Klas M. Bruce , Matt B. Smittle , Michael D. Snyder , Gary L. Whisenhunt
- Applicant: Syed R. Rahman , David F. Greenberg , Kathryn C. Stacer , Klas M. Bruce , Matt B. Smittle , Michael D. Snyder , Gary L. Whisenhunt
- Applicant Address: US TX Austin
- Assignee: Freescale Semiconductor, Inc.
- Current Assignee: Freescale Semiconductor, Inc.
- Current Assignee Address: US TX Austin
- Main IPC: G06F12/00
- IPC: G06F12/00

Abstract:
A method and device for locking a cache line of a cache is disclosed. The method includes automatically changing a state of a cache line from a valid locked state to an invalid locked state in response to receiving an indication that a memory location external to the cache and corresponding to the cache line is associated with an access request by a processor or other data access module. Thus, the locked state of a cache line is maintained even after data in the locked cache line is invalidated. By maintaining the invalid locked state, the cache line is not available for reallocation by the cache. This allows locked cache lines that become invalidated to remain locked without additional software overhead to periodically determine whether the lock has been lost due to invalidation of the cache line.
Public/Granted literature
- US20090037666A1 CACHE LOCKING DEVICE AND METHODS THEREOF Public/Granted day:2009-02-05
Information query