Invention Grant
US07830190B2 Data latch circuit with a phase selector 有权
具有相位选择器的数据锁存电路

Data latch circuit with a phase selector
Abstract:
The present invention provides a data latch circuit. The data latch circuit includes a first data latch unit, a second data latch unit, a third data latch unit, and a phase selector. The first data latch unit is used for latching a first input data according to a first clock signal and outputting a first output data. The second data latch unit is used for latching the first output data according to a second clock signal and outputting a second output data. The third data latch unit is used for latching the second output data according to a third clock signal and outputting an output data. The phase selector is coupled to the second data latch unit for generating the second clock signal to the second data latch unit according to phase relation between the first clock signal and the third clock signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0