Invention Grant
US07842994B2 Nonvolatile memory transistor having poly-silicon fin, stacked nonvolatile memory device having the transistor, method of fabricating the transistor, and method of fabricating the device
失效
具有多晶硅鳍片的非易失性存储晶体管,具有该晶体管的堆叠式非易失性存储器件,该晶体管的制造方法以及该器件的制造方法
- Patent Title: Nonvolatile memory transistor having poly-silicon fin, stacked nonvolatile memory device having the transistor, method of fabricating the transistor, and method of fabricating the device
- Patent Title (中): 具有多晶硅鳍片的非易失性存储晶体管,具有该晶体管的堆叠式非易失性存储器件,该晶体管的制造方法以及该器件的制造方法
-
Application No.: US12007037Application Date: 2008-01-04
-
Publication No.: US07842994B2Publication Date: 2010-11-30
- Inventor: Huaxiang Yin , Young-soo Park , Wenxu Xianyu
- Applicant: Huaxiang Yin , Young-soo Park , Wenxu Xianyu
- Applicant Address: KR Gyeonggi-do
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR Gyeonggi-do
- Agency: Harness, Dickey & Pierce, P.L.C.
- Priority: KR10-2007-0014553 20070212
- Main IPC: H01L29/788
- IPC: H01L29/788

Abstract:
A nonvolatile memory transistor having a poly-silicon fin, a stacked nonvolatile memory device having the transistor, a method of fabricating the transistor, and a method of fabricating the device are provided. The device may include an active fin protruding upward from a semiconductor substrate. At least one first charge storing pattern on a top surface and sidewalls of the active fin may be formed. At least one first control gate line on a top surface of the at least one first charge storing pattern may be formed. The at least one first control gate line may intersect over the active fin. An interlayer dielectric layer may be formed on the at least one first control gate line. A poly-silicon fin may be formed on the interlayer dielectric layer. At least one second charge storing pattern on a top surface and sidewalls of the poly-silicon fin may be formed. At least one second control gate line on a top surface of the at least one second charge storing pattern may be formed, and the at least one second control gate line may intersect over the poly-silicon fin.
Public/Granted literature
Information query
IPC分类: