发明授权
US07849428B2 Formally deriving a minimal clock-gating scheme 有权
正式推出最小的时钟门控方案

Formally deriving a minimal clock-gating scheme
摘要:
The present invention provides a fully automatic method for obtaining a circuit having minimized power consumption due to clock-gating. A circuit design to be optimized is modified to a reduced power modified design and associated with a clock gating scheme. Verification tools compare the modified design with the original design to a predetermined trigger-events to determine if the modified design can be used. Further modifications may be made iteratively until an optimal design is achieved.
公开/授权文献
信息查询
0/0